



# DS3101 Stratum 3/3E Timing Card IC

[www.maxim-ic.com](http://www.maxim-ic.com)

## REVISION A1 ERRATA

The errata listed below describe situations where DS3101 revision A1 components perform differently than expected or differently than described in the data sheet. Dallas Semiconductor intends to correct these errata in subsequent die revisions.

This errata sheet only applies to DS3101 revision A1 components. Revision A1 components are branded on the top side of the package with a six-digit code in the form yywwA1, where yy and ww are two-digit numbers representing the year and workweek of manufacture, respectively. To obtain an errata sheet on another DS3101 die revision, visit our website at [www.maxim-ic.com/errata](http://www.maxim-ic.com/errata).

### 1. DIFFERENTIAL INPUTS AND OUTPUTS NOT FUNCTIONAL

**Description:**

Differential input clocks IC5 and IC6 and differential output clocks OC6 and OC7 are not functional.

**Work Around:**

None.

### 2. COMPOSITE CLOCK RECEIVERS NOT FUNCTIONAL

**Description:**

Composite clock receivers IC1A and IC2A are not functional. Input clocks IC1 and IC2 can still be configured for CMOS/TTL operation on input pins IC1 and IC2 by setting MCR5:IC1SF = 1 and MCR5:IC2SF = 1.

**Work Around:**

None.

### 3. MULTICYCLE PHASE DETECTOR ISSUE

**Description:**

The multicycle phase detector (MCPD) can experience cycle slips under certain circumstances and therefore should not be used in applications where input jitter amplitudes are 1 UI or greater.

**Work Around:**

When tolerance of jitter amplitudes greater than 1 UI is required, use LOCK8K mode or DIVN mode. Use direct lock mode only when input jitter is expected to be less than 1 UI.

#### 4. EXTERNAL REFERENCE SWITCHING MODE NEEDS AT LEAST ONE VALID INPUT CLOCK

**Description:**

External reference switching mode (MCR10:EXTSW = 1, see Section 7.6.5 in the data sheet) is only enabled when at least one valid input clock is present (PTAB1:REF1! = 0). If there are no valid input clocks then MCR10:EXTSW is ignored, and external reference switching mode is not enabled.

**Work Around:**

During external reference switching mode set MCR2:T0FORCE to any value other than 0 or 15. This forces PTAB1:REF1 to a nonzero value, allowing external reference switching mode to work correctly. (Since MCR10:EXTSW = 1 has higher priority than MCR2:T0FORCE! = 0, the particular value of MCR2:T0FORCE has no effect on the operation of external reference switching mode.)

#### 5. PULL-IN TIME AT STRATUM 3E BANDWIDTHS MAY EXCEED REQUIREMENT WHEN USING AUTOBW FEATURE

**Description:**

When the T0 DPLL is configured for Stratum 3E operation (e.g., T0LBW = 0.0001Hz) and MCR9:AUTOBW = 1 the pull-in time may be > 700 seconds or the DPLL may not pull in, depending on the acquisition bandwidth setting in the T0ABW register.

**Work Around:**

Two work arounds are being developed. In the first, system software will manually change the DPLL bandwidth over time from a fast acquisition bandwidth through several lower bandwidth steps to a final locked bandwidth setting. In the second work around, a field update to the DS3101's internal DSP code will be issued. This update will allow the T0 DPLL to perform smooth bandwidth transition from the fast acquisition bandwidth specified by T0ABW to the bandwidth specified by T0LBW without involving system software. Both of these work arounds will be published in future revs of this errata sheet as soon as they are available.

#### 6. READY PIN NOT FUNCTIONAL

**Description:**

In parallel microprocessor interface modes the  $\overline{\text{RDY}}$  pin does not function as described in the data sheet.

**Work Around:**

Ignore the  $\overline{\text{RDY}}$  pin. The parallel microprocessor interface can be used in any mode without using  $\overline{\text{RDY}}$ .