ENGLISH 简体中文 日本語 한국어  


应用笔记1145

Interface a Multiplexed-Bus Real-Time Clock to a µP With Separate Address and Data Buses

Abstract: This application note provides general information about how to interface a real-time clock (RTC) that has a multiplexed-bus (multiplexed address and data) interface (example: DS12887) with a microcontroller that has separate address and data buses.

An IC multiplexed-bus real-time clock (RTC) is designed for use with processors that include a multiplexed data-address bus, but some designers prefer to use such "mux-bus" RTCs with processors whose data and address buses are separate (Figure 1).

Figure 1. The components shown interface a mux-bus RTC to a processor (DS2250) with separate data and address buses.
Figure 1. The components shown interface a mux-bus RTC to a processor (DS2250) with separate data and address buses.

The mux-bus RTC has four control signals. Chip Select (active-low CS) must be active when reading or writing data. Read Data strobe (active-low RD) is for data reads, Write Data strobe (active-low WR) is for data writes, and Address Strobe (ALE) latches the register address internally. The falling edge of ALE latches the register address (presented on pins AD0-AD7 of the Address/Data bus) whenever active-low RD and active-low WR are both high. You then transfer data to or from the selected clock register via AD0-AD7 by toggling active-low WR or active-low RD low while active-low CS is active.

In Figure 1, the interface between the RTC (DS1687) and an 8051-type processor (DS2250) ignores the expanded memory multiplexed address and data function provided by the processor's P0, P2 and ALE pins (not shown). Instead, external logic creates the ALE signal, and the RTC is memory-mapped into the expanded memory area.

The configuration above requires two address locations in the processor address space. When A0 is low, the clock-decode logic toggles ALE while active-low RD and active-low WR are held high. When A0 is high, the clock-decode logic holds ALE low while toggling active-low RD or active-low WR low. The address-decode logic holds active-low CS low for either state of A0, provided A1-15 matches the address to which the clock is mapped. In software, you access the clock by writing the register address to the lower address (A0 low), which is followed by a read or write to the upper address (A0 high). The associated software can be downloaded from the Maxim site. Figure 2 shows the complete schematic.

Figure 2.
For Larger Image
Figure 2.


我们期待您的反馈!
喜欢?不喜欢?有待改善?或为我们提供建议?请与我们联系 — 我们将根据您的意见或建议改善我们的工作。 网页评价或提供建议


自动更新
需要自动接收最新发布的应用笔记吗?请订阅EE-Mail™ (English only)。



更多信息  APP 1145: Jul 17, 2002
DS12885 实时时钟 完整的数据资料
(PDF, 364kB)
免费样品
DS12887 实时时钟 完整的数据资料
(PDF, 364kB)
免费样品
DS12887A 实时时钟 完整的数据资料
(PDF, 364kB)
免费样品
DS12C887 实时时钟 完整的数据资料
(PDF, 364kB)
免费样品
DS12C887A 实时时钟 完整的数据资料
(PDF, 364kB)
免费样品
DS12CR887 带有恒压涓流充电器的RTC 完整的数据资料
(PDF, 844kB)
免费样品
DS12R885 带有恒压涓流充电器的RTC 完整的数据资料
(PDF, 844kB)
免费样品
DS12R887 带有恒压涓流充电器的RTC 完整的数据资料
(PDF, 844kB)
免费样品
DS14285 实时时钟,带有非易失RAM控制器 完整的数据资料
(PDF, 520kB)
DS14287 实时时钟,带有非易失RAM控制器 完整的数据资料
(PDF, 520kB)
DS1685 3V/5V实时时钟 完整的数据资料
(PDF, 772kB)
免费样品
DS1687 3V/5V实时时钟 完整的数据资料
(PDF, 772kB)
免费样品
DS1688 3V/5V、串行实时时钟,带有非易失RAM控制器 完整的数据资料
(PDF, 400kB)
DS1689 3V/5V、串行实时时钟,带有非易失RAM控制器 完整的数据资料
(PDF, 600kB)
DS1691 3V/5V、串行实时时钟,带有非易失RAM控制器 完整的数据资料
(PDF, 400kB)
DS1693 3V/5V、串行实时时钟,带有非易失RAM控制器 完整的数据资料
(PDF, 600kB)
DS17285 3V/5V实时时钟 完整的数据资料
(PDF, 328kB)
免费样品
DS17287 3V/5V实时时钟 完整的数据资料
(PDF, 328kB)
免费样品
DS17485 3V/5V实时时钟 完整的数据资料
(PDF, 328kB)
免费样品
DS17487 3V/5V实时时钟 完整的数据资料
(PDF, 328kB)
免费样品
DS17885 3V/5V实时时钟 完整的数据资料
(PDF, 328kB)
免费样品
DS17887 3V/5V实时时钟 完整的数据资料
(PDF, 328kB)
免费样品
DS2250 柔性微控制器模块 完整的数据资料
(PDF, 456kB)
 

下载,PDF格式下载,PDF格式 (42kB)
 AN1145, AN 1145, APP1145, Appnote1145, Appnote 1145



         



   © 2008 Maxim Integrated Products, Dallas Semiconductor版权所有    法律声明    隐私权政策