ENGLISH 简体中文 日本語 한국어  


应用笔记111

Dual, Voltage-Output DAC Consumes Miniscule Power

The dual, voltage-output DACs shown in the figure below employ a combination of power-conserving tricks to draw less than 20µA from a 5V supply. The circuit suits a need for programmable voltage generation in slow or static applications, such as the nulling of offsets in a micropower instrument.

Providing two independent 8-bit DACs with voltage outputs and a common reference, this dual-DAC circuit draws less than 20µA from a 5V supply.
Providing two independent 8-bit DACs with voltage outputs and a common reference, this dual-DAC circuit draws less than 20µA from a 5V supply.

Current-output DACs normally waste power by routing the complement of IOUT to ground. The circuit in the figure avoids wasting power by operating each DAC in the reverse voltage-switching mode, in which the reference voltage is applied to the pins normally labeled IOUT.

The OUT pins in this circuit have a constant and relatively low input impedance of 11kΩ. To reduce input currents, the reference voltage is divided by 100 (from 5V to 50mV) and therefore delivers only 5µA to each DAC input. Signal levels are restored by a compensating gain of 100 in each output amplifier. Inexpensive 10MΩ/100kΩ resistor networks are a good choice for the multiple 100:1 attenuators required. Though only 2% accurate, their matching and tracking is much better than that of discrete resistors.

Greater scaling is impractical because of 0.5mV (maximum) offsets in the output amplifiers shown. Amplified by 100, these offsets produce worst-case output errors of ±1% (0.05V). The errors are constant over temperature, but additional error due to drift over a range of 40°C is typically ±½LSB. The micropower output amplifiers shown in the figure were chosen for their low supply current—their typical IDD is only 1µA.

The last requirement for minimizing the overall current drain is to ensure that logic signals applied to the digital inputs of IC1 swing to within 0.2V of each rail. The maximum specified IDD for that condition is 100µA over temperature, but this specification (like most CMOS IDD ratings) is extremely conservative. IDD is negligible for Rail-to-Rail swings but rises dramatically as the swings approach TTL levels.

A similar version of this article appeared in Electronic Design magazine.


我们期待您的反馈!
喜欢?不喜欢?有待改善?或为我们提供建议?请与我们联系 — 我们将根据您的意见或建议改善我们的工作。 网页评价或提供建议


自动更新
需要自动接收最新发布的应用笔记吗?请订阅EE-Mail™ (English only)。



更多信息  APP 111: Jan 21, 2002
MAX406 单、双、四路、1.2µA最大静态电流、单电源运算放大器 完整的数据资料
(PDF, 6.9MB)
免费样品
MX7528 CMOS、双路、缓冲驱动8位乘法DAC 完整的数据资料
(PDF, 4.8MB)
免费样品
 

下载,PDF格式下载,PDF格式 (32kB)
 AN111, AN 111, APP111, Appnote111, Appnote 111


      隐私权政策    法律声明

      © 2008 Maxim Integrated Products, Dallas Semiconductor版权所有